

F I G. 1




7

F - G. 2



F I G. 3




(583 (5 8 **OUTPUT PART** (S 6 CIPHER KEY INITIAL DATA CONTROLLER MEMORY 570 571 F I G. 4 (584 REGISTER (586 CONTROL FLAG
LATCHING CIRCUIT ACCESS INSTRUCTION (586 (582) TEST SELECTING PART **DECODER** LATCH INSTRUCTION 5 8 1 TEST INPUT 580 SEQUENCER POWER -

TEST INPUT

→ TEST OUTPUT

F I G. 5






FIG. 7

SELECTING
PART

SELECTING

FART

ST. 0

ST.

TEST Input

(583

(5 8 → TEST OUTPUT

OUTPUT PART

5 7 1

ACCESS-SIGNAL

(584

(586

(586

(580

CONTROL FLAG
LATCHING CIRCUIT


SEQUENCER

CIPHER KEY

REGISTER

DECODER

LATCH INSTRUCT I ON F I G. 8







FIG. 10A



F I G. 10B

